Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L10	1937	fpga and (((substitut\$4 or replac\$4 or reimplement\$4 or exchang\$4 or chang\$4 or alternat\$4 or swap\$6 or switch\$4 or actualiz\$3 or realiz\$4 or materializ\$4) with (logic or memor\$3 or block)) same (timing or delay))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 12:41
L11	4	(fpga with re?synthesi\$5) and (((substitut\$4 or replac\$4 or reimplement\$4 or exchang\$4 or chang\$4 or alternat\$4 or swap\$6 or switch\$4 or actualiz\$3 or realiz\$4 or materializ\$4) with (logic or memor\$3 or block)) same (timing or delay))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 12:51
L12	1	(fpga with re?map\$5) and (((substitut\$4 or replac\$4 or reimplement\$4 or exchang\$4 or chang\$4 or alternat\$4 or swap\$6 or switch\$4 or actualiz\$3 or realiz\$4 or materializ\$4) with (logic or memor\$3 or block)) same (timing or delay))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 12:52
L13	1	(fpga with re?implement\$5) and (((substitut\$4 or replac\$4 or reimplement\$4 or exchang\$4 or chang\$4 or alternat\$4 or swap\$6 or switch\$4 or actualiz\$3 or realiz\$4 or materializ\$4) with (logic or memor\$3 or block)) same (timing or delay))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 12:54
L15	475	replac\$5 same memory same fpga	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:30
L16	5836	15 abd 716/16.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:30
L17	24	15 and 716/16.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:32
L18	0	((resynthesizing with memory) same fpga) same (timing or delay)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:33

L19	0	((re?synthesi\$5 with memory) same fpga) same (timing or delay)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:33
L20	3	((re?synthesi\$5 with logic) same fpga) same (timing or delay)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:35
L21	0	((re?synthesi\$5 with memory) same pin) same (timing or delay)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:35
L22	1	(((re?synthesi\$5 or re?implement\$6) with memory) same pin) same (timing or delay)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:39
L23	2	(((re?synthesi\$5 or re?implement\$6) same memory) same pin) same (timing or delay)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:40
L24	490	(326/37).CCLS.	US-PGPUB; USPAT	OR	OFF	2006/11/21 13:40
L25	3	24 and (re?synthesi\$6 or re?implement\$6)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:42
L26	2	24 and (re?mapp\$6)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:47
L27	4477	(suaris-p\$ liu-l\$ ding-y\$ chou-n\$).in.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:48
L28	39	27 and fpga	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 13:48
S1	1149	(716/18).CCLS.	US-PGPUB; USPAT	OR	OFF	2006/11/21 10:06

				1		
S2	710	(716/17).CCLS.	US-PGPUB; USPAT	OR	OFF	2006/11/21 10:06
S3	650	(716/16).CCLS.	US-PGPUB; USPAT	OR	OFF	2006/11/21 10:36
S4	1565	(716/6).CCLS.	US-PGPUB; USPAT	OR	OFF	2006/11/21 10:06
S5	679	(716/3).CCLS.	US-PGPUB; USPAT	OR	OFF	2006/11/21 10:06
S6	1386	(716/2).CCLS.	US-PGPUB; USPAT	OR	OFF	2006/11/21 10:06
S7	4638	S1 S2 S3 S4 S5 S6	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:07
S8	753	((re?implement\$4 substitut\$4 re near2 target\$4 re near2 map\$4) same memory) and fpga	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:14
S9	742	((re?implement\$4 substitut\$4 re?target\$4 re?map\$4) same memory) and fpga	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:10
S10	635	((re?implement\$4 substitut\$4 re?target\$4 re?map\$4) same memory sqame critical) same fpga	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:10
S11	1	((re?implement\$4 substitut\$4 re?target\$4 re?map\$4) same memory same critical) same fpga	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:11
S12	4	((re?implement\$4 substitut\$4 re?target\$4 re?map\$4) same memory same critical) and fpga	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:11
S13	1687	S1 S3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:12

S14	990	S7 and fpga	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:12
S15	865	S7 and fpga and memory	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:13
S16	4	S7 and fpga and memory and critical near3 pin	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:14
S17	2064	S1 S2 S3	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:14
S18	32	S17 and ((re?implement\$4 substitut\$4 re near2 target\$4 re near2 map\$4) same memory) and fpga	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:33
S19	14	re near2 synthesi\$5 with fpga	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:34
S20	5	S19 and "716"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 10:34
S21	451	S3 and (timing or delay or critical)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 11:20
S22	2513	fpga same ((substitut\$4 or replac\$4 or reimplement\$4 or exchang\$4 or chang\$4 or alternat\$4 or swap\$6 or switch\$4 or actualiz\$3 or realiz\$4 or materializ\$4) with (lut\$4 or memor\$3 or \$4ram))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2006/11/21 12:40

11/21/06 1:54:57 PM C:\Documents and Settings\SWhitmore\My Documents\EAST\Workspaces\10785608_php.wsp Page 4

S23	179	S22 and S7	US-PGPUB;	OR	ON	2006/11/21 11:26
			USPAT;			
			EPO; JPO;			
		_	DERWENT;			
			IBM_TDB			

11/21/06 1:54:57 PM C:\Documents and Settings\SWhitmore\My Documents\EAST\Workspaces\10785608_php.wsp Page 5